

# EGC220 Class Notes 4/11/2023

**Baback Izadi**

Division of Engineering Programs


[bai@enr.newpaltz.edu](mailto:bai@enr.newpaltz.edu)

# Clock Response to Latch and Flip Flop


Latch

G


active region




(a) Response to positive level



(a) Positive-edge




(b) Positive-edge response



(a) Negative-edge

active time



(c) Negative-edge response

D	Q(t+1)
0	0
1	1


# Flip Flops Vs. Latches

Digital systems

→ Flip flops are Edge Triggered

→ Latches are level triggered



Microprocessor




set reset

J	K	Q(t+1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\bar{Q}(t)$	Complement

S	R	Q(t+1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined




# Flip Flops Vs. Latches




- Flip flops are Edge Triggered
- Latches are level triggered


(c) <i>D</i> Flip-Flop			(d) <i>T</i> Flip-Flop		
D	$Q(t+1)$	Operation	T	$Q(t+1)$	Operation
0	0	Reset	0	$Q(t)$	No change
1	1	Set	1	$\overline{Q}(t)$	Complement




┌ Triggered D



└ Triggered D




┌ Triggered T



└ Triggered T

synchronous input: only active with clk } characteristic table



Asynchronous inputs independent of CLK



PS & CLR are low active

$$PS = 0 \Rightarrow Q = 1$$


$$CLR = 0 \Rightarrow Q = 0$$

### Problem 1

On the following graph, inputs CLK and  $D$  are shown. They are inputs to both a D latch and a D flip-flop. CLK goes into the active high  $G$  input of the D latch and positive edge clock input of the D flip-flop. Show the output of the D latch as  $Q_{DL}$  on the graph and the output of the D flip-flop as  $Q_{DFF}$  on the graph. Both outputs are initially 0 at the start of the graph, as shown. Do the two outputs differ, and if so, why?







Problem 2. Complete the following timing diagram for a JK flip-flop with a low active preset (PS) and clear (CLR).



# Flip Flops Vs. Latches

- Flip flops are Edge Triggered
- Latches are level triggered

(c) D Flip-Flop			(d) T Flip-Flop		
D	Q (t + 1)	Operation	T	Q (t + 1)	Operation
0	0	Reset	0	$Q(t)$	No change
1	1	Set	1	<del><math>Q(t)</math></del> $\overline{Q(t)}$	Complement









# Flip Flops Vs. Latches

- Flip flops are Edge Triggered
- Latches are level triggered



(a) JK Flip-Flop

J	K	Q (t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	$\overline{Q}(t)$	Complement



(b) SR Flip-Flop

S	R	Q (t + 1)	Operation
0	0	Q(t)	No change
0	1	0	Reset
1	0	1	Set
1	1	?	Undefined





### Problem 3

$Q_C Q_B Q_A$   
111  $\rightarrow$  7

$Q_C$   $Q_B$   $Q_A$   
MSB LSB

Using T flip-flops, design a ripple counter that counts 0 – 7 and repeats.


T	Q(+1)
0	Q(+)
1	Q(+)



0-15  
④  
0-3  
②


### Problem 4

Show the waveform diagram for the counter in Problem 3.




## Problem

Using T flip-flops, design a ripple counter that counts 7 – 0 and repeats.



## Problem

Show the waveform diagram for the counter in Problem .



## Problem

Using T flip-flops, design a ripple counter that counts 7 – 2 and repeats.

